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Abstract 
An enhanced digital tuning approach for RC-active 
circuits is presented. Simulations of a 12-bit CMOS 
second-order filter provide a 11.46-bit effective 
resolution to linearly control the frequency over 
three decades with THD < -70 dB. Its low power, 
0.5 mW, and low active area, 0.087 mm2, prove its 
suitability for on-chip sensing systems. 
Motivation 
This work is focused on the design of a highly 
reconfigurable low-power on-chip preconditioning 
stage to support CMOS impedance and MEM 
microresonator-based sensors. This requires a wide 
frequency tuning range -from hundreds of Hz to 
hundreds of kHz- not achieved so far with current 
CMOS technologies, further complying with the key 
constraints of portable systems: compact size and 
high power efficiency [1-2]. 
Tunable Filter Implementation 
To cover the target frequency range, the most 
suitable approach is based on RC-active circuits, 
using core analog cells (typically OpAmps) to 
achieve a low-voltage low-power compact solution, 
and incorporating digitally programmable elements 
to overcome the limited tuning capability of this 
approach. This work proposes the use of a new 
CMOS digitally programmable block based on a 
hybrid current summing/division network (CS/DN, 
Fig. 1) that, besides, provides linear frequency-to-
code dependence. The current summing network 
(CSN), based on a second generation current 
conveyor (CCII+), provides the ݉ most significant 
bits (MSB), while the ݈ least significant bits (LSB) 
correspond to a current division network (CDN) 
implemented with a MOS R/2-R ladder. Its 
input/output current relationship is given by 
 ܫ௢௨௧ ൌ ܫ௅ௌ஻ൣ1 ൅ ∑ ௝݀2௝௡ିଵ௝ୀ଴ ൧ ൌ ூ೔೙ଶ೗ ሾ1 ൅ ܦሺ݊ሻሿ (1) 
where ௝݀ are the coefficients of the ݊-bit digital 
control word ܦሺ݊ሻ. 
This CS/DN, with ݉ ൌ 4 and ݈ ൌ 8, has been used 
to implement a 12-bit digitally programmable 
second order KHN universal filter (Fig. 2), fully 
integrated in a 1.8V-0.18µm CMOS technology. 
The filter active cell is a specifically designed 2-
stage OpAmp (Fig. 3) that features as main 
performances 95 dB DC gain, rail-to-rail operation, 
10 MHz unity gain frequency and 126.5 µW power 
consumption. The response of the basic 
programmable active RC-integrator (Fig. 4) with 
ܴ ൌ 100 kΩ, ܴி ൌ 1 MΩ and ܥ ൌ 30 pF shows a 
characteristic frequency given by 
 ௢݂ ൌ ଵଶగ஼ோಶೂ ൌ
ଵ
ଶగ஼ோ
ଵା஽ሺଵଶሻ
ଶହ଺  ;   ܴாொ ൌ
ଶହ଺ோ
ଵା஽ሺଵଶሻ (2) 
which linearly ranges from 216 to 887 kHz (4.5% 
maximum error) with a phase error lower than 0.5º. 
For the filter, with HRP resistances ܴ ൌ 100 kΩ, 
ܴଵ ൌ ܴଶ ൌ ܴଷ ൌ ܴி ൌ 50 kΩ and MIM capacitors ܥ ൌ 30 pF, low-pass (ݒ௅௉), high-pass (ݒு௉), and 
band-pass (ݒ஻௉) outputs are attained, characterized 
by a gain ݇ ൌ ඥܴଵܴி ܴଶൗ ൌ 1, a quality factor 
ܳ ൌ ܴଷ ඥܴଵܴி⁄ ൌ 1, and a characteristic frequency 
௢݂ given by (2). It occupies 0.087 mm2 (active area) 
of which 0.0645 mm2 is used by capacitors, with a 
power consumption of 0.5 mW. Fig. 5 shows the 
digitally controlled low-pass section magnitude 
response, which varies linearly from 205 Hz (ܦ ൌ
0) to 850 kHz (ܦ ൌ 2816) preserving ܳ almost 
constant (11.46 bits effective resolution). Table I 
summarizes its main performances and compares 
them with previous works. 
Conclusions 
A 1.8V-0.18µm CMOS KHN filter has been 
presented featuring linear frequency tuning over 
three decades, with good distortion figures, reduced 
area and 0.5 mW power consumption. 
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Fig. 1. Proposed CS/DN architecture and symbol. 
 
 
Fig. 2. KHN filter: classical (up) and proposed (down). Fig. 3. OpAmp scheme and transistor sizes in (µm/µm). 
Fig. 4. 12-bit RC-active integrator and its characteristic frequency. 
 
Fig. 5. Digital frequency tunability of the low-pass filter. 
TABLE I.  KHN FILTER PERFORMANCES AND COMPARISON 
Parameter [1], 2008, meas. [2], 2017, meas. This work, 2017, sim. 
Operation (Order) CDN (2nd order) CSN (4th order) CS/DN (2nd order) 
Technology (Supply) CMOS 0.35 µm (±1.5 V) CMOS 0.18 µm (1.8 V) CMOS 0.18 µm (1.8 V) 
Resolution 6 bit, binary code 6 bit, thermometer code 12 bit (11.46 effective bit), binary code 
Tuning Range (Step) 300 kHz – 3 MHz (42 kHz) 300 kHz – 1 MHz (100 kHz) 205 Hz – 850 kHz (302 Hz) 
Power Consumption 6.9 mW 0.5 mW 0.5 mW 
Distortion Levels THD = -60 dB @ 10 kHz, 1 Vp-p IIP3 = 25 dBm THD = -70 dB @ 10 kHz, 1.5 Vp-p 
Input Noise 658 nV/√Hz @ 10 kHz 250 nV/√Hz @ 10 kHz 215.2 nV/√Hz @ 10 kHz 
Silicon Area 0.0493 mm2 0.14 mm2 0.087 mm2 
 
